seveibar/f1c1990s-dev-board
This code manages the entire PCB assembly process for a computer hardware module, including component placement, schematic integration, automated routing, copper pouring, and design rule checks, focused on a four-layer carrier board with integrated support components and connectors.
- Version
- 1.8.0
- License
- unset
- Stars
- 0
footprints/rgb.json
[
{
"type": "source_component",
"source_component_id": "source_component_0",
"name": "REF**",
"ftype": "simple_chip"
},
{
"type": "pcb_component",
"pcb_component_id": "pcb_component_0",
"center": {
"x": 0,
"y": 0
},
"layer": "top",
"rotation": 0,
"width": 0,
"height": 0,
"source_component_id": "source_component_0"
},
{
"type": "pcb_port",
"pcb_port_id": "pcb_port_0",
"pcb_component_id": "pcb_component_0",
"source_port_id": "pcb_component_0_port_1",
"x": 1.55,
"y": 0.7,
"layers": [
"top"
]
},
{
"type": "pcb_smtpad",
"pcb_smtpad_id": "pcb_smtpad_0",
"pcb_component_id": "pcb_component_0",
"x": 1.55,
"y": 0.7,
"width": 1.5,
"height": 0.9,
"layer": "top",
"pcb_port_id": "pcb_port_0",
"port_hints": [
"1"
],
"shape": "rect"
},
{
"type": "pcb_port",
"pcb_port_id": "pcb_port_1",
"pcb_component_id": "pcb_component_0",
"source_port_id": "pcb_component_0_port_2",
"x": 1.55,
"y": -0.7,
"layers": [
"top"
]
},
{
"type": "pcb_smtpad",
"pcb_smtpad_id": "pcb_smtpad_1",
"pcb_component_id": "pcb_component_0",
"x": 1.55,
"y": -0.7,
"width": 1.5,
"height": 0.9,
"layer": "top",
"pcb_port_id": "pcb_port_1",
"port_hints": [
"2"
],
"shape": "rect"
},
{
"type": "pcb_port",
"pcb_port_id": "pcb_port_2",
"pcb_component_id": "pcb_component_0",
"source_port_id": "pcb_component_0_port_3",
"x": -1.55,
"y": 0.7,
"layers": [
"top"
]
},
{
"type": "pcb_smtpad",
"pcb_smtpad_id": "pcb_smtpad_2",
"pcb_component_id": "pcb_component_0",
"x": -1.55,
"y": 0.7,
"width": 1.5,
"height": 0.9,
"layer": "top",
"pcb_port_id": "pcb_port_2",
"port_hints": [
"3"
],
"shape": "rect"
},
{
"type": "pcb_port",
"pcb_port_id": "pcb_port_3",
"pcb_component_id": "pcb_component_0",
"source_port_id": "pcb_component_0_port_4",
"x": -1.55,
"y": -0.7,
"layers": [
"top"
]
},
{
"type": "pcb_smtpad",
"pcb_smtpad_id": "pcb_smtpad_3",
"pcb_component_id": "pcb_component_0",
"x": -1.55,
"y": -0.7,
"width": 1.5,
"height": 0.9,
"layer": "top",
"pcb_port_id": "pcb_port_3",
"port_hints": [
"4"
],
"shape": "rect"
},
{
"type": "pcb_fabrication_note_text",
"pcb_fabrication_note_text_id": "",
"pcb_component_id": "pcb_component_0",
"font": "tscircuit2024",
"font_size": 1,
"text": "LED_RGB_Wuerth-PLCC4_3.2x2.8mm_150141M173100",
"anchor_position": {
"x": 0,
"y": -2.5
},
"anchor_alignment": "center",
"layer": "top"
},
{
"type": "pcb_fabrication_note_text",
"pcb_fabrication_note_text_id": "",
"pcb_component_id": "pcb_component_0",
"font": "tscircuit2024",
"font_size": 0.5,
"text": "REF**",
"anchor_position": {
"x": 0,
"y": 0
},
"anchor_alignment": "center",
"layer": "top"
},
{
"type": "pcb_silkscreen_path",
"pcb_silkscreen_path_id": "pcb_silkscreen_path_0",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -2.5,
"y": 1.2
},
{
"x": -2.1,
"y": 1.6
}
],
"stroke_width": 0.12
},
{
"type": "pcb_silkscreen_path",
"pcb_silkscreen_path_id": "pcb_silkscreen_path_1",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -2.5,
"y": -1.6
},
{
"x": -2.5,
"y": 1.2
}
],
"stroke_width": 0.12
},
{
"type": "pcb_silkscreen_path",
"pcb_silkscreen_path_id": "pcb_silkscreen_path_2",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -2.5,
"y": -1.6
},
{
"x": 2.5,
"y": -1.6
}
],
"stroke_width": 0.12
},
{
"type": "pcb_silkscreen_path",
"pcb_silkscreen_path_id": "pcb_silkscreen_path_3",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -2.1,
"y": 1.6
},
{
"x": 2.5,
"y": 1.6
}
],
"stroke_width": 0.12
},
{
"type": "pcb_silkscreen_path",
"pcb_silkscreen_path_id": "pcb_silkscreen_path_4",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": 2.5,
"y": -1.6
},
{
"x": 2.5,
"y": 1.6
}
],
"stroke_width": 0.12
},
{
"type": "pcb_courtyard_outline",
"pcb_courtyard_outline_id": "pcb_courtyard_outline_0",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"outline": [
{
"x": -2.55,
"y": 1.65
},
{
"x": -2.55,
"y": -1.65
}
]
},
{
"type": "pcb_courtyard_outline",
"pcb_courtyard_outline_id": "pcb_courtyard_outline_1",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"outline": [
{
"x": -2.55,
"y": -1.65
},
{
"x": 2.55,
"y": -1.65
}
]
},
{
"type": "pcb_courtyard_outline",
"pcb_courtyard_outline_id": "pcb_courtyard_outline_2",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"outline": [
{
"x": 2.55,
"y": 1.65
},
{
"x": -2.55,
"y": 1.65
}
]
},
{
"type": "pcb_courtyard_outline",
"pcb_courtyard_outline_id": "pcb_courtyard_outline_3",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"outline": [
{
"x": 2.55,
"y": -1.65
},
{
"x": 2.55,
"y": 1.65
}
]
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_0",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -1.6,
"y": 1.4
},
{
"x": -1.6,
"y": -1.4
}
],
"stroke_width": 0.1
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_1",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -1.6,
"y": -1.4
},
{
"x": 1.6,
"y": -1.4
}
],
"stroke_width": 0.1
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_2",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": -0.6,
"y": 1.4
},
{
"x": -1.6,
"y": 0.4
}
],
"stroke_width": 0.1
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_3",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": 1.6,
"y": 1.4
},
{
"x": -1.6,
"y": 1.4
}
],
"stroke_width": 0.1
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_4",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": 1.6,
"y": -1.4
},
{
"x": 1.6,
"y": 1.4
}
],
"stroke_width": 0.1
},
{
"type": "pcb_fabrication_note_path",
"pcb_fabrication_note_path_id": "pcb_fabrication_note_path_5",
"pcb_component_id": "pcb_component_0",
"layer": "top",
"route": [
{
"x": 1.12,
"y": 0
},
{
"x": 1.0347450764126414,
"y": 0.42860544424890057
},
{
"x": 0.7919595949289333,
"y": 0.7919595949289332
},
{
"x": 0.4286054442489007,
"y": 1.0347450764126414
},
{
"x": 6.858022075225179e-17,
"y": 1.12
},
{
"x": -0.4286054442489005,
"y": 1.0347450764126414
},
{
"x": -0.7919595949289332,
"y": 0.7919595949289333
},
{
"x": -1.0347450764126414,
"y": 0.42860544424890074
},
{
"x": -1.12,
"y": 1.3716044150450358e-16
},
{
"x": -1.0347450764126414,
"y": -0.42860544424890046
},
{
"x": -0.7919595949289335,
"y": -0.7919595949289332
},
{
"x": -0.42860544424890124,
"y": -1.034745076412641
},
{
"x": -2.0574066225675535e-16,
"y": -1.12
},
{
"x": 0.42860544424890085,
"y": -1.0347450764126411
},
{
"x": 0.7919595949289331,
"y": -0.7919595949289335
},
{
"x": 1.034745076412641,
"y": -0.4286054442489013
},
{
"x": 1.12,
"y": -2.7432088300900715e-16
}
],
"stroke_width": 0.1
}
]
Related Packages
More from this authorseveibar/testpointsThis hardware consists of a small PCB with five test points arranged linearly, interconnected through a 1kΩ resistor and a 1000pF capacitor, forming a simple RC test configuration.
Similar packageaura/diy-power-delivery-triggerThis hardware design implements a USB Type-C port with supporting power management and signal conditioning components, including a USB-C connector, a FUSB302 USB-C port controller, ESD protection diodes, a buck converter for 3.3V power regulation, an STM32 microcontroller for control and processing, an RGB LED indicator, push button, terminal block connections, and associated filtering and support components.
Discover something newabse/gameboy-advanceThis code defines a collection of hardware components, including microcontrollers, sensors, display modules, power management ICs, and passive/passive components, each modeled as 3D symbols with specific footprints, pin configurations, and associated models for PCB and schematic design.